

SHAYAUN BASHAR

San Diego, CA | sbashar@ucsd.edu | (858) 342-9910 | [Portfolio](#)

EDUCATION

University of California, San Diego

Sep 2019 – June 2024

Bachelor of Science, Electrical Engineering, Provost Honors 22'

GPA:3.1

Relevant Courses: Digital IC Design, Introduction to active Circuit Design, Advanced Digital Design Project, Software foundation I & II, Programming for Data Analysis

SKILLS

Software Tools: Altium Designer, Cadence Virtuoso/Spectre, Quartus Prime, Ansys HFSS, LTSpice

Programing Languages: C++, SystemVerilog, Python, Cuda

Technical: VNA testing, EE lab tools (Oscilloscope, Function Generator, Multimeter), Soldering, 3D printing

PUBLICATION/AWARDS

- “**ForceSticker: Wireless, Batteryless, Thin & Flexible Force Sensors**” (Co-Author) [Short Video](#) , [ACM IMWUT '23](#)
- “Design and Evaluation of a miniaturized Force Sensor Based on Wave Backscattering” (Co-Author) [IEEE RA-L, IROS '22](#)
- “PaciForce” (Co-Presenter) (Won Best Poster Award in ECE Dept. at UC San Diego’s Research Expo 2025)

EXPERIENCE

WCSNG Lab / Qualcomm Institute

Aug 2024 – Present

R&D Engineer I, Advisors: Dinesh Bharadia and James Friend

- Designed an embedded force/vacuum sensor into a pacifier to replace the subjective “gloved finger” test, providing clinicians with quantitative data for diagnosing newborn feeding issues.
- Led sensor fabrication, increasing batch yield by 80%, reducing fabrication time by 25%, improving frequency consistency by 80%, and raising robustness from 300 to 10,000 cycles through geometry and polymer optimizations.
- Built and tested multiple prototypes using **PCBs** and **3D**-printed fixtures; developed **Python** scripts to control **VNA/Arduino**/force actuator, automate S11 data collection while step forces applied, and generate calibration curves for sensitivity/linearity analysis.

PROJECTS

ForceSticker: Wireless, Battery-less, Thin & Flexible Force Sensors

April 2021 – March 2023

Undergraduate Researcher/Intern, WCSNG Lab UC San Diego, Advisors: Dinesh Bharadia and Tania Morimoto

- Developed a thin sticker-like wireless and battery-less force sensor at 900MHz, designed for industrial and medical applications
- Engineered a novel capacitive sensor design that translates applied force into analog phase changes in backscattered RF signals, enabling low power operation
- Led technical efforts in designing flex PCB in **Altium/HFSS**, simulating performance in **HFSS**, performing sensor fabrication, PCB soldering, and **VNA** testing for antenna and circuit verification
- Commercialization efforts by completing NSF I-Corps regionals and IGE MedTech Accelerator Programs

SHA256/Bitcoin Hashing Algorithm RTL Model in System Verilog

September 2023 – December 2023

ECE 111 (System Verilog Design course) Final Project

- Designed and implemented a SHA-256 cryptographic hashing algorithm in SystemVerilog, synthesizing on Quartus Prime and validating correctness through simulation and testbench development.
- Developed a finite state machine (FSM) with non-blocking assignments and pipelined logic to ensure correct sequencing and improved throughput.
- Applied SHA-256 design to Bitcoin’s double-hash algorithm, creating a parallelized hashing architecture that reused intermediate computations across multiple inputs varying by nonce.
- Evaluated trade-offs between deeper parallelism vs. higher clock frequencies, demonstrating strong understanding of performance vs. hardware resource constraints.

Custom 8-bit Adder (45 nm CMOS using Cadence Virtuoso)

April 2023 – June 2023

ECE 165 (VLSI course) Final Project

- Designed a high-speed 8-bit parallel-prefix adder (Kogge-Stone architecture); implemented transistor-level dynamic logic (domino with keeper transistors) and verified functionality/timing through Cadence Spectre simulations.
- Architected the carry-tree using PG, FCO, and PPC blocks; performed tradeoff analysis between speed, area, and power across static vs. dynamic CMOS implementations, achieving multi-GHz operation with low fan-out delay.
- Completed schematic, layout, and simulation flow (DRC/LVS + Spectre transient analysis), presenting results in ISSCC-style report format.

- Designed and implemented a multi-layer architecture (App → Query Processing → Block Storage) demonstrating end-to-end systems design in C++.
- Applied object-oriented principles and multiple design patterns (Chain of Responsibility, Decorator, Adapter, Iterator) to ensure modularity, extensibility, and low cognitive complexity.
- Built polymorphic processors, handlers, and abstraction layers to enforce Single Responsibility and Open/Closed principles, enabling clean separation of concerns.
- Engineered a block-based persistence layer with Table-of-Contents indexing and LRU caching to optimize storage efficiency and performance.